1.Introduction
In order to achieve higher performance and lower power dissipation of ultra-large scale integrated circuits, the scaling rule is inevitable as a guiding principle for semiconductor device miniaturization. For capacitor application it is necessary to obtain sufficient capacitance with reduced cell area so that the reduction of dielectric thickness is needed, resulting in the increase of leakage current under a constant electric field. Therefore, high-dielectric constant materials such as (Ba,Sr)TiO 3 (BST) [1] must be developed for capacitor applications. In this paper, the influences of interface layers and bottom electrodes between BST and Si are investigated.
2.Experimental
After RCA cleaning, Si(100) substrates were dipped into 0.5 % HF solution. 1 nm thick silicon nitride (SiN) as an interface layer was deposited by either atomic layer deposition (ALD) or thermal nitridation (TN). 20nm thick Ir, Ti, and Ta were deposited independently as a bottom electrode on Si using direct current magnetron sputtering. 100 nm thick BST thin film was deposited on SiN by radio-frequency magnetron sputtering at 50 W at room temperature. The BST thin films were also deposited on the bottom electrode at 450˚C and 50W. Sequential sputtering conditions were controlled as follows; Ar gas introduction (1.5 Pa: 40 sccm) for 1 min, subsequently, oxygen addition (2.0 Pa, Ar:O 2 =43.6 sccm:10.9 sccm) for 99 min 12 sec. The deposition rate was 0.98 nm/min. Annealing was carried out at 650°C in N 2 ambient. 100 nm thick Ir top electrode was deposited on the BST film using direct current magnetron sputtering with a screen mask of 2 mm at 1.0 Pa in Ar ambient. Aluminum electrode with a thickness of 400 nm was deposited on the backside of silicon at 0.67 Pa in Ar. A sample structure and measurement set-ups for dielectric relaxation are shown in Fig. 1 [2] . Figure 2 shows leakage current versus applied voltage for various interface layers and bottom electrodes between BST and Si. From C-V measurement and TEM, it is found that Ta and Ti layers were oxidized during BST deposition so that Ir/BST/TaO x /Si and Ir/BST/TiO x /Si capacitors were formed, respectively. Ir was also oxidized during BST deposition so that Ir/BST/IrO x /Ir/Si capacitor was formed. Ir/BST/TaO x /Si capacitor shows the lowest leakage current, while Ir/BST/TiO x /Si capacitor was the highest.
3.Results and Discussion
In order to investigate the leakage current characteristics, influence of measurement time on the leakage current was investigated. Applied voltage form is shown in Fig. 3 
4.Coclusion
Influence of interface layers and bottom electrodes on (Ba,Sr)TiO 3 film leakage current was investigated. Ir/BST/TaO x /Si capacitor shows the lowest leakage current, while Ir/BST/TiO x /Si capacitor shows the highest. Leakage current mechanism of Ir/BST/TaO x /Si capacitor was dominated by dielectric relaxation current because 
